Abstract
This paper presents an 8-26 Gb/s single loop referenceless CDR with unrestricted frequency acquisition. The CDR circuit is designed in a 28 nm CMOS technology. A frequency detector (FD) controller and mode switch are proposed to extend the frequency capture range of the frequency detector. The phase frequency detector (PFD) with the FD controller and the mode switch has unlimited capture range as long as the target frequency is within the frequency range of the VCO. The simulation shows the proposed CDR achieves the capture range from 8 Gb/s to 26 Gb/s and the frequency acquisition time of 0.47μs.
Original language | English |
---|---|
Title of host publication | Proceedings - International SoC Design Conference 2021, ISOCC 2021 |
Publisher | Institute of Electrical and Electronics Engineers Inc. |
Pages | 45-46 |
Number of pages | 2 |
ISBN (Electronic) | 9781665401746 |
DOIs | |
State | Published - 2021 |
Event | 18th International System-on-Chip Design Conference, ISOCC 2021 - Jeju Island, Korea, Republic of Duration: 6 Oct 2021 → 9 Oct 2021 |
Publication series
Name | Proceedings - International SoC Design Conference 2021, ISOCC 2021 |
---|
Conference
Conference | 18th International System-on-Chip Design Conference, ISOCC 2021 |
---|---|
Country/Territory | Korea, Republic of |
City | Jeju Island |
Period | 6/10/21 → 9/10/21 |
Bibliographical note
Publisher Copyright:© 2021 IEEE.
Keywords
- Clock and data recovery (CDR)
- frequency acquisition
- reference-less
- single loop
- wide capture range