An 8-26 Gb/s Single Loop Reference-less CDR with Unrestricted Frequency Acquisition

Hyung Wook Lee, Kyeong Min Ko, Jin Ku Kang

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

3 Scopus citations

Abstract

This paper presents an 8-26 Gb/s single loop referenceless CDR with unrestricted frequency acquisition. The CDR circuit is designed in a 28 nm CMOS technology. A frequency detector (FD) controller and mode switch are proposed to extend the frequency capture range of the frequency detector. The phase frequency detector (PFD) with the FD controller and the mode switch has unlimited capture range as long as the target frequency is within the frequency range of the VCO. The simulation shows the proposed CDR achieves the capture range from 8 Gb/s to 26 Gb/s and the frequency acquisition time of 0.47μs.

Original languageEnglish
Title of host publicationProceedings - International SoC Design Conference 2021, ISOCC 2021
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages45-46
Number of pages2
ISBN (Electronic)9781665401746
DOIs
StatePublished - 2021
Event18th International System-on-Chip Design Conference, ISOCC 2021 - Jeju Island, Korea, Republic of
Duration: 6 Oct 20219 Oct 2021

Publication series

NameProceedings - International SoC Design Conference 2021, ISOCC 2021

Conference

Conference18th International System-on-Chip Design Conference, ISOCC 2021
Country/TerritoryKorea, Republic of
CityJeju Island
Period6/10/219/10/21

Bibliographical note

Publisher Copyright:
© 2021 IEEE.

Keywords

  • Clock and data recovery (CDR)
  • frequency acquisition
  • reference-less
  • single loop
  • wide capture range

Fingerprint

Dive into the research topics of 'An 8-26 Gb/s Single Loop Reference-less CDR with Unrestricted Frequency Acquisition'. Together they form a unique fingerprint.

Cite this